5 GHz all-digital delay-locked loop for future memory systems beyond double data rate 4 synchronous dynamic random access memory


A replacement low-power, fast-locking, all-digital delay-locked loop (DLL) that uses a disposable time-to-digital converter (TDC) is presented for future memory systems beyond double data rate 4. To attain quick locking and high-frequency operation, the proposed DLL utilises a brand new hybrid (TDC + binary + sequential) search algorithm that ends up in a fast locking time of 11 clock cycles without the false lock and harmonic lock issues. By minimising the intrinsic delay of the digital delay line, the proposed DLL achieves an operating frequency vary of 1.5–5.0 GHz which is higher than that of the current state-of-the-art all-digital DLLs. The DLL is fabricated in a 65 nm CMOS method and it achieves a peak-to-peak (p–p) output clock jitter of 14 ps (with a p–p input clock jitter of 8 ps) at 5 GHz. The DLL consumes half-dozen.nine mW at 1 V and occupies an energetic space of 0.025 mm2.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Dynamic, Fine-Grained Data Plane Monitoring With Monocle - 2018ABSTRACT:Ensuring network reliability is important for satisfying service-level objectives. However, diagnosing network anomalies during a timely fashion
PROJECT TITLE :A band-selective low-noise amplifier using an improved tunable active inductor for 3–5 GHz UWB receivers - 2017ABSTRACT:We have a tendency to propose a 3 stage 3–five GHz band-selective ultra-wideband low noise
PROJECT TITLE :Network planning for 802.11ad and MT-MAC 60 GHz fiber-wireless gigabit wireless local area networks over passive optical networksABSTRACT:We have a tendency to present a study concerning the network designing of
PROJECT TITLE :Compact THz LTCC Receiver Module for 300 GHz Wireless CommunicationsABSTRACT:A compact, low-value, fully-integrated package answer has been developed for 300 GHz short-range communication systems. Using low-temperature
PROJECT TITLE :Low-Loss DC-100 GHz Suspended Microstrip Lines on Micromachined SiGe BiCMOS BEOL TechnologyABSTRACT:A replacement class of low-loss transmission lines implemented on the BEOL of a zero.twenty five SiGe BiCMOS

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry