Sell Your Projects | My Account | Careers | This email address is being protected from spambots. You need JavaScript enabled to view it. | Call: +91 9573777164

Built-in parasitic-diode-based charge injection technique enhancing data retention of gain cell DRAM

1 1 1 1 1 Rating 4.75 (2 Votes)

PROJECT TITLE :

Built-in parasitic-diode-based charge injection technique enhancing data retention of gain cell DRAM

ABSTRACT:

A gain cell embedded dynamic random access memory (eDRAM) with a noble charge injection technique is presented. The gain memory cell consists of dual-threshold two logic N-type MOSs implemented during a generic triple-well CMOS process. A negative-voltage toggle on the parasitic junction diode fashioned between the pocket p-well and also the cell knowledge node couples up the cell storage voltages. It results in a abundant enhanced retention time in a compact bit space. Moreover, the technique exhibits abundant strong immunity from the write disturbance. Measured results at 85°C from a one hundred ten nm sixty four kbit prototype eDRAM incorporating the proposed technique demonstrate sixty ninep.c enhanced retention time and eighty six% smaller write disturbance loss compared with the conventional one.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


Built-in parasitic-diode-based charge injection technique enhancing data retention of gain cell DRAM - 4.5 out of 5 based on 2 votes

Project EnquiryLatest Ready Available Academic Live Projects in affordable prices

Included complete project review wise documentation with project explanation videos and Much More...