237 Gbit/s unrolled hardware polar decoder


A new design for a polar decoder employing a reduced complexity successive-cancellation (SC) decoding algorithm is presented. This novel totally unrolled, deeply pipelined design is capable of achieving a coded throughput of over 237 Gbit/s for a (1024, 512) polar code implemented employing a field-programmable gate array. This decoder is 2 orders of magnitude faster than state-of-the-art polar decoders.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry