A new edge triggered flip-flop design is presented. A self-blocking mechanism is introduced. The new scheme features a single phase clock, a small clock load and a simple structure. Simulation results show that it outperforms the sense amplifier based flip-flop in speed improvement and power saving.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here