A 1.8 mW 0.12 mm2 chip area time-to-digital converter (TDC), capable of demodulating 4 Mbit/s data rate Gaussian-FSK signal, is presented. No high sampling clock is needed in this demodulator. The required input SNR of the demodulator is 18 dB.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here