A 930 MHz Gilbert mixer with improved linearity and noise figure is proposed and implemented in 0.13 μm CMOS. To achieve high linearity, the transconductance stage is biased at the sweet spot by a high-precision automatic optimum biasing circuit; and an active-inductor-based series LC network resonating around 2fLO is implemented at the common source nodes of the switch quad. The adoption of the tunable active inductor makes this work compact and robust. Noise performance also benefits from the harmonic suppression network. Measurement results show that the proposed mixer achieves an IIP3 of 12.4 dBm and a DSB noise figure of 11.5 dB, with a current consumption of 6.7 mA from a 1.2 V supply.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Improved Low-Complexity Sphere Decoding for Generalized Spatial Modulation - 2018ABSTRACT:During this letter, two types of improved sphere decoding (SD) algorithms for generalized spatial modulation (GSM), termed
PROJECT TITLE :Improved Companding Transform for PAPR Reduction in ACO-OFDM-Based VLC Systems - 2018ABSTRACT:In this letter, an improved linear nonsymmetrical transform (ILNST) is proposed to scale back the height-to-average power
PROJECT TITLE :An Improved Belief Propagation Decoding of Concatenated Polar Codes With Bit Mapping - 2018ABSTRACT:Bit-channels of finite-length polar codes aren't totally polarized, and therefore the negative influences from
PROJECT TITLE :ICE Buckets: Improved Counter Estimation for Network Measurement - 2018ABSTRACT:Measurement capabilities are essential for a variety of network applications, such as load balancing, routing, fairness, and intrusion
PROJECT TITLE :FPGA Implementation of an Improved Watchdog Timer for Safety-critical Applications - 2018ABSTRACT:Embedded systems that are used in safety-important applications need highest reliability. External watchdog timers

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry