Sell Your Projects | My Account | Careers | This email address is being protected from spambots. You need JavaScript enabled to view it. | Call: +91 9573777164

Tunable floating active inductor with internal offset reduction

1 1 1 1 1 Rating 4.89 (71 Votes)

PROJECT TITLE :

Tunable floating active inductor with internal offset reduction

ABSTRACT :

Presented is a transistor-level implementation of a floating and tunable CMOS active inductor. It's based mostly on the classical gyrator-C topology and is enhanced by adding an indoor offset reduction mechanism to guarantee functionality conjointly for unbalanced DC conditions. The realised inductance can be programmed for values between 685 μH and 12.4 mH and is meant to be implemented using standard CMOS technology. Its range of operation is from 250 to 750 kHz and therefore the inductor consumption does not exceed two mW.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


Tunable floating active inductor with internal offset reduction - 4.9 out of 5 based on 71 votes

Project EnquiryLatest Ready Available Academic Live Projects in affordable prices

Included complete project review wise documentation with project explanation videos and Much More...