Sell Your Projects | My Account | Careers | This email address is being protected from spambots. You need JavaScript enabled to view it. | Call: +91 9573777164

60 GHz CMOS power amplifier with Psat of 11.4 dBm and PAE of 15.8%

1 1 1 1 1 Rating 4.87 (15 Votes)

PROJECT TITLE :

60 GHz CMOS power amplifier with Psat of 11.4 dBm and PAE of 15.8%

ABSTRACT :

A sixty GHz power amplifier (PA) for a right away-conversion transceiver using normal ninety nm CMOS technology is reported. The PA includes three cascaded common-source stages with inductive load and inter-stage matching. To increase the saturated output power (Psat) and power-added efficiency (PAE), the output stage adopts a two-approach power dividing and combining design. Instead of the realm-consumed Wilkinson power divider and combiner, a miniature low-loss LC power divider and a combiner are used. This in flip results in more Psat and PAE enhancement. Over the 57-64-GHz band of interest, the PA consumes 44.four-mW and achieves an influence gain (Stwenty one) of twelve.04±one dB. At sixty GHz, the PA achieves Psat of eleven.four mW and a most PAE of fifteen.eightpercent. To the authors data, this is the best PAE ever reported for a 60 GHz CMOS PA. These results demonstrate the proposed PA architecture is terribly promising for sixty GHz short-range communication systems.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


60 GHz CMOS power amplifier with Psat of 11.4 dBm and PAE of 15.8% - 4.9 out of 5 based on 15 votes

Project EnquiryLatest Ready Available Academic Live Projects in affordable prices

Included complete project review wise documentation with project explanation videos and Much More...