Vertically stacked RF switches by wafer-scale three-dimensional integration


Vertically stacked RF switches implemented by wafer-scale three-dimensional (3D) integration of three completely fabricated silicon-on-insulator wafers are demonstrated. The individual switch performance was maintained through the 3D integration process while the signal path is shortened by vertical interconnects. The footprint of the switch can be shrunk in proportion to the number of tiers it is distributed between, demonstrating the potential of significant size reduction of multiple-throw switches commonly required in many applications.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Comprehensive Analysis of Gate-Induced Drain Leakage in Vertically Stacked Nanowire FETs: Inversion-Mode Versus Junctionless ModeABSTRACT:A comprehensive analysis of the gate-induced drain leakage (GIDL) current
PROJECT TITLE :Swept Source Optical Coherence Tomography Endomicroscope Based on Vertically Integrated Mirau Micro Interferometer: Concept and TechnologyABSTRACT:This paper presents a concept of an endomicroscope for an early
PROJECT TITLE :3-D FDTD Simulation of the Lightning-Induced Waves on Overhead Lines Considering the Vertically Stratified GroundABSTRACT:During this paper, we have employed the 3-D finite-distinction time-domain technique to investigate
PROJECT TITLE :Life-cycle loss evaluation of power transformers serving large photovoltaic plants in vertically integrated and decentralised systemsABSTRACT:This study details a comprehensive loss evaluation methodology of power
PROJECT TITLE :Blue enhanced vertically stacked quad junction photodetector with opto windowABSTRACT:A vertically stacked quad junction photodetector (PD) with an enhanced spectral responsivity for blue lightweight is presented.

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry