A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch Networks


We tend to report a dc-coupled burst-mode (BM) receiver for optical links during a dynamically reconfigurable network. Through the introduction of interlocking search algorithms, a strong twenty five Gb/s BM operation is achieved with thirty one ns lock time. At the beginning of the burst, the receiver 1st performs input dc current offset calibration in 12.five ns, then achieves phase lock in 18.5 ns, and after that tracks knowledge using a section interpolator (PI) primarily based bang-bang clock and information recovery (CDR). The sensitivity of the receiver is $-10.nine;text dBm$ (average power, $text BER < 10^-12$) at 25 Gb/s, tested with a single mode 1550 nm reference optical transmitter. There isn't any significant sensitivity penalty in the presence of $pm one hundred;text ppm$ frequency offset between the transmitter and therefore the receiver. Measured power efficiency of the receiver at twenty five Gb/s is four.4 pJ/bit. The core of the 32 nm SOI CMOS circuit occupies $200; upmutext m times 300;upmu text m$.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Network planning for dual residential- business exploitation of next-generation passive optical networks to provide symmetrical 1 Gb/s servicesABSTRACT:Demand for high-speed access for business and residential subscribers
PROJECT TITLE :A 0.8-to-6.5 Gb/s Continuous-Rate Reference-Less Digital CDR With Half-Rate Common-Mode Clock-Embedded SignalingABSTRACT:This paper presents never-ending-rate reference-less clock and data recovery (CDR) circuit
PROJECT TITLE :A 25 Gb/s, 4.4 V-Swing, AC-Coupled Ring Modulator-Based WDM Transmitter with Wavelength Stabilization in 65 nm CMOSABSTRACT:Silicon photonics devices supply promising solution to satisfy the growing bandwidth demands
PROJECT TITLE :A 28 Gb/s Multistandard Serial Link Transceiver for Backplane Applications in 28 nm CMOSABSTRACT:This paper presents an influence- and area-efficient multistandard serial link transceiver designed for backplane
PROJECT TITLE :A 7 Gb/s Embedded Clock Transceiver for Energy Proportional LinksABSTRACT:A speedy-on/off transceiver for embedded clock design that enables energy proportional communication over the serial link is presented. In

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry