FPGA Implementation of a Fixed Latency Scheme in a Signal Packet Router for the Upgrade of ATLAS Forward Muon Trigger Electronics


We have a tendency to propose a new fastened latency scheme for Xilinx gigabit transceivers that can be used in the upgrade of the ATLAS forward muon spectrometer at the massive Hadron Collider. The fixed latency scheme is implemented in an exceedingly four.8 Gbps link between a frontend data serializer ASIC and a packet router. To attain fixed latency, we have a tendency to use IO delay and dedicated carry in resources in a Xilinx FPGA, while minimally counting on the embedded options of the FPGA transceivers. The scheme is protocol freelance and can be custom-made to FPGA from other vendors with similar resources. This paper presents a close implementation of the fastened latency scheme, as well as simulations of the $64000 atmosphere within the ATLAS forward muon region.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :The Design and Implementation of Multi – Precision Floating Point Arithmetic Unit Based on FPGA - 2018ABSTRACT:Floating point arithmetic is very vital in digital signal processing. It's usually to select different
PROJECT TITLE :FPGA Implementation of an Improved Watchdog Timer for Safety-critical Applications - 2018ABSTRACT:Embedded systems that are used in safety-important applications need highest reliability. External watchdog timers
PROJECT TITLE :FIR Filter Design Based On FPGA - 2018ABSTRACT:FIR (Finite Impulse Response) filters: the finite impulse response filter is the foremost basic parts in digital signal processing systems and are widely used in communications,
PROJECT TITLE :An Efficient FPGA Implementation of HEVC Intra Prediction - 2018ABSTRACT:Intra prediction algorithm used in High Potency Video Coding (HEVC) normal has terribly high computational complexity. In this paper, an efficient
PROJECT TITLE :Reliable Low-Latency Viterbi Algorithm Architectures Benchmarked on ASIC and FPGA - 2017ABSTRACT:The Viterbi algorithm is usually applied to a number of sensitive usage models together with decoding convolutional

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry