PROJECT TITLE :
FPGA Implementation of a Fixed Latency Scheme in a Signal Packet Router for the Upgrade of ATLAS Forward Muon Trigger Electronics
We have a tendency to propose a new fastened latency scheme for Xilinx gigabit transceivers that can be used in the upgrade of the ATLAS forward muon spectrometer at the massive Hadron Collider. The fixed latency scheme is implemented in an exceedingly four.8 Gbps link between a frontend data serializer ASIC and a packet router. To attain fixed latency, we have a tendency to use IO delay and dedicated carry in resources in a Xilinx FPGA, while minimally counting on the embedded options of the FPGA transceivers. The scheme is protocol freelance and can be custom-made to FPGA from other vendors with similar resources. This paper presents a close implementation of the fastened latency scheme, as well as simulations of the $64000 atmosphere within the ATLAS forward muon region.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here