New Assessment Methodology Based on Energy–Delay–Yield Cooptimization for Nanoscale CMOS Technology


A replacement technology assessment methodology is proposed to simultaneously evaluate circuit-level energy, delay, and yield beneath realistic device operation theme through Monte Carlo analysis. Given any yield constraints, this new methodology will maximize the circuit energy efficiency without overdesign. It provides a technique to quantify the tradeoff between energy–delay (ED) and yield. The proposed technique is proved to be economical particularly for low power circuit applications compared with ED-only approach. Taking fourteen-nm FinFET design, for example, the impacts of major variation sources are analyzed for different circuit applications, showing a different trend from the ED-only approach. Similarly, the methodology is also extended to incorporate the impacts of reliability issues. A desired design strategy is found to balance the look deserves and circuit reliability. The proposed methodology is helpful for technology assessment and early stage circuit style and planning.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Performance Analysis of a New Calibration Method for Fiber Nonlinearity Compensation - 2018ABSTRACT:Digital signal processing for fiber nonlinearity compensation could be a key enabler for the ever-increasing demand
PROJECT TITLE :New Bound on Partial Hamming Correlation of Low-Hit-Zone Frequency Hopping Sequences and Optimal Constructions - 2018ABSTRACT:During this letter, a brand new bound on partial Hamming correlation (PHC) of low-hit-zone
PROJECT TITLE :New Automatic Modulation Classifier Using Cyclic-Spectrum Graphs With Optimal Training Features - 2018ABSTRACT:A new feature-extraction paradigm for graph-based automatic modulation classification is proposed in
PROJECT TITLE :A New Construction of EVENODD Codes With Lower Computational Complexity - 2018ABSTRACT:EVENODD codes are binary array codes for correcting double disk failures in RAID-half-dozen with asymptotically optimal encoding
PROJECT TITLE :Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates - 2018ABSTRACT:In this paper, novel circuits for XOR/XNOR and simultaneous XOR-XNOR functions are proposed. The proposed circuits are highly optimized

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry