PROJECT TITLE :
250 V Thin-Layer SOI Technology With Field pLDMOS for High-Voltage Switching IC
A 250 V skinny-layer SOI technology based on a one.five- $mu textm$ -thick SOI layer is developed for high-voltage (HV) switching IC. HV skinny-layer silicon on insulator (SOI) field p-channel LDMOS (pLDMOS) with thick gate oxide layer, SOI RESURF n-channel LDMOS (nLDMOS) with thin gate oxide layer, and low-voltage CMOS are monolithically integrated. Compared with the traditional SOI technology integrating field pLDMOS, the thickness of SOI layer is reduced from higher than five $mu textm$ to only 1.5 $mu textm$ . The sphere implant (FI) technology is adopted to eliminate channel discontinuity underneath the bird’s beak and achieve shallow junction depth to avoid back gate (BG) punchthrough breakdown for the sector pLDMOS. A BG punchthrough model is presented with simulation results. The field pLDMOS with breakdown voltage (BV) of −329 V and RESURF nLDMOS with BV of 338 V are experimentally realized. A 250 V switching IC using the sphere pLDMOS and RESURF nLDMOS as the amount-shift and therefore the output stage is additionally presented based on the developed thin-layer SOI technology.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here