Investigation of Temperature Dependence, Device Scalability, and Modeling of Semifloating-Gate Transistor Memory Cell

PROJECT TITLE :

Investigation of Temperature Dependence, Device Scalability, and Modeling of Semifloating-Gate Transistor Memory Cell

ABSTRACT:

A semifloating-gate transistor had been proposed and its memory operate has been demonstrated recently. During this paper, we tend to further investigate its temperature dependency, device scalability, and device modeling. The high-temperature behavior is studied by measuring its endurance, retention, and disturbance immunity at eighty five °C. The device scalability down to the fourteen-nm technology node is investigated by simulation. Its macrodevice model for circuit design is additionally developed. Finally, a memory array with the specific peripheral circuits is intended using the device model developed during this paper.

• High- $Q$ Inductors on Locally Semi-Insulated Si Substrate by Helium-3 Bombardment for RF CMOS Integrated Circuits
• Charge Trapping Memory Characteristics of Amorphous-Indium–Gallium–Zinc Oxide Thin-Film Transistors With Defect-Engineered Alumina Dielectric