Sell Your Projects | My Account | Careers | This email address is being protected from spambots. You need JavaScript enabled to view it. | Call: +91 9573777164

UIS Analysis and Characterization of the SONOS Gate Power MOSFET

1 1 1 1 1 Rating 4.78 (46 Votes)


In this paper, unclamped inductive switching (UIS) performance of the novel silicon–oxide–nitride–oxide–silicon (SONOS) gate power MOSFET (SG-MOSFET) is analyzed. The avalanche energy absorption of the SG-MOSFET at UIS is 5.2 times that of the conventional power MOSFET. Analysis shows that the improvement is due to the heavily doped p-body used in the device. Moreover, the influence of the structural parameters on the UIS performance of the device is experimentally characterized. Measurement results show that the UIS performance is not sensitive to the $hbox{p}^{+}$ contact width and slightly degrades with a larger gate length. Furthermore, the results show that it is promising to further improve the UIS performance of the device by using a more efficient charge trapping material in the gate dielectric to allow further increase in the p-body doping concentration.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

UIS Analysis and Characterization of the SONOS Gate Power MOSFET - 4.8 out of 5 based on 46 votes

Project EnquiryLatest Ready Available Academic Live Projects in affordable prices

Included complete project review wise documentation with project explanation videos and Much More...