Sell Your Projects | My Account | Careers | This email address is being protected from spambots. You need JavaScript enabled to view it. | Call: +91 9573777164

Field Plate Optimization in Low-Power High-Gain Source-Gated Transistors

1 1 1 1 1 Rating 4.79 (72 Votes)

PROJECT TITLE :

Field Plate Optimization in Low-Power High-Gain Source-Gated Transistors

ABSTRACT :

Source-gated transistors (SGTs) have potentially terribly high output impedance and low saturation voltages, that create them ideal as building blocks for high-performance analog circuits fabricated in thin-film technologies. The standard of saturation is greatly influenced by the planning of the sphere-relief structure incorporated into the supply electrode. Beginning from measurements on self-aligned polysilicon structures, we show through numerical simulations how the sphere plate (FP) design will be improved. A simple source FP around one $mu hboxm$ long situated many tens of nanometers above the semiconductor can increase the low-voltage intrinsic gain by a lot of than 2 orders of magnitude and offers adequate tolerance to method variations in a moderately scaled skinny-film SGT.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


Field Plate Optimization in Low-Power High-Gain Source-Gated Transistors - 4.8 out of 5 based on 72 votes

Project EnquiryLatest Ready Available Academic Live Projects in affordable prices

Included complete project review wise documentation with project explanation videos and Much More...