PROJECT TITLE :

Are Interface State Generation and Positive Oxide Charge Trapping Under Negative-Bias Temperature Stressing Correlated or Coupled?

ABSTRACT:

Studies have suggested that interface state generation under negative-bias temperature (NBT) stress results in positive oxide charge trapping. The latter is ascribed to the trapping of hydrogen species, from Si–H bond dissociation, in the oxide bulk. In this paper, we present evidence from dynamic NBT instability showing no apparent relationship between the two degradation mechanisms. The level of positive oxide trapped charge is shown to remain constant despite a nonnegligible increase of threshold voltage $V_{t}$ shift due to interface state generation. This observation implies that Si–H bond dissociation did not result in any significant positive oxide trapped charge, and that the latter is due to a different mechanism (e.g., hole trapping at oxygen vacancies). The inference is supported by results from channel hot-hole stress, which is known to dissociate Si–H bonds but did not increase the level of positive oxide trapped charge. Possible reasons for the difference between previous and current studies are discussed. We also examine the observation on the “universal scalability” of $V_{t}$ drift curves from different stress conditions, as explained by $E^{prime} {-} P_{b}$ coupling, i.e., Si–H bond dissociation is driven by hole trapping at nearby oxygen vacancies. We revisit an earlier observation that shows that such scalability only holds in the initial stage when positive oxide charge trapping is dominant, and that the scaled $V_{t}$ drift curves eventually diverge in the later stage. Further evidence shows that the divergence is caused by interface state generation proceeding at a faster rate compared to positive oxide charge trapping. The result c-
nfirms that a part of interface degradation proceeds independently of positive oxide charge trapping.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :DC-DC MMC for HVDC Grid Interface of Utility-Scale Photovoltaic Conversion Systems - 2017ABSTRACT:This paper explores a utility-scale photovoltaic (PV) plant configuration primarily based on a dc-dc stage interfaced
PROJECT TITLE :DC-DC MMC for HVDC Grid Interface of Utility-Scale Photovoltaic Conversion Systems - 2017ABSTRACT:This paper explores a utility-scale photovoltaic (PV) plant configuration primarily based on a dc-dc stage interfaced
PROJECT TITLE :DC-DC MMC for HVDC Grid Interface of Utility-Scale Photovoltaic Conversion Systems - 2017ABSTRACT:This paper explores a utility-scale photovoltaic (PV) plant configuration based on a dc-dc stage interfaced on to
PROJECT TITLE :Improvement of Rough Interface Between Barrier/Seed Layer and Porous Ultralow k Film for 28nm Technological Node and BeyondABSTRACT:With crucial dimension of device scaled down to twenty-eight nm technological node
PROJECT TITLE :An Interface Between Abaqus and Simulink for High-Fidelity Simulations of Smart StructuresABSTRACT:This paper presents an interface between Abaqus and Simulink to enable the incorporation of feedback management

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry