A Compact Model of Quantum Electron Density at the Subthreshold Region for Double-Gate Junctionless Transistors


A compact model of quantum electron density at the subthreshold region is derived for junctionless (JL) double-gate (DG) FETs. The proposed quantum model is obtained under two different quantum confinement conditions. One is for a case of a thick channel and a heavily doped channel, where quantum confinement effects (QCEs) are modeled by a 1-D quantum harmonic oscillator. The other is for a case of a thin channel, where QCEs are modeled by the use of a 1-D quantum well surrounded by high potential barriers and an energy correction term coming from the depletion charge. It is shown that, regardless of the channel thickness, the quantum confinement is higher in JL than in inversion-mode (IM) DG FETs. However, for a thin channel, the quantum threshold voltage shift is less severe in JL than in IM DG FETs. The proposed model gives an analytical expression for the threshold voltage shift due to QCEs, which can be used as a quantum correction term for compact modeling.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Compact Circularly Polarized Wide-Beamwidth Fern-Fractal-Shaped Microstrip Antenna for Vehicular Communication - 2018ABSTRACT:A compact circularly polarized wide-beamwidth patch antenna is presented here. The proposed
PROJECT TITLE :WMGR: A Generic and Compact Routing Scheme for Data Center Networks - 2018ABSTRACT:Knowledge center networks (DCNs) connect lots and thousands of computers and, as a results of the exponential growth in their number
PROJECT TITLE :Double Error Cellular Automata-Based Error Correction with Skip-mode Compact Syndrome Coding for Resilient PUF Design - 2018ABSTRACT:Physical Unclonable Functions (PUFs) gift an enticing security primitive thanks
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.
PROJECT TITLE :A Compact memristor-CMOS hybrid Look-up-table Design and Potential Application in FPGA - 2017ABSTRACT:Thanks to the traditional look-up-table (LUT) using the static random access memory (SRAM) cell, field programmable

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry