Sell Your Projects | My Account | Careers | This email address is being protected from spambots. You need JavaScript enabled to view it. | Call: +91 9573777164

Induced Variability of Cell-to-Cell Interference by Line Edge Roughness in nand Flash Arrays

1 1 1 1 1 Rating 4.78 (46 Votes)

ABSTRACT:

The capacitive coupling interference within floating-gate transistors is the main scaling barrier for highly dense nand Flash memories. In this case study, we propose a simulation-based methodology for the variability modeling, which is caused by line edge roughness in advanced technological nodes. The aim of this work is to present the approach by modeling the threshold voltage disturbance propagation mechanism in a raw memory array, caused by the variability-affected parasitic coupling. The variability aware model is statistically designed for evaluation of the cell-to-cell interference variability impact on disturbances of threshold voltage and the error generation in a 16-nm half-pitch nand Flash memory.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


Induced Variability of Cell-to-Cell Interference by Line Edge Roughness in nand Flash Arrays - 4.8 out of 5 based on 46 votes

Project EnquiryLatest Ready Available Academic Live Projects in affordable prices

Included complete project review wise documentation with project explanation videos and Much More...