ABSTRACT:

We demonstrate experimentally a capacitor-less one-transistor dynamic random access memory (DRAM) based on fully depleted silicon-on-insulator substrate. In our device, the charges are directly stored in front gate capacitor $(C_{rm G})$ and read out through a fast feedback regeneration process. The simulated read/write times of our device reach below 1 ns, much faster than conventional 1T-1C DRAM. The read/write biasing voltages can be scaled down to 1.1 V, achieving long retention time $(t_{rm re} > hbox{5} hbox{s})$.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Compact Circularly Polarized Wide-Beamwidth Fern-Fractal-Shaped Microstrip Antenna for Vehicular Communication - 2018ABSTRACT:A compact circularly polarized wide-beamwidth patch antenna is presented here. The proposed
PROJECT TITLE :WMGR: A Generic and Compact Routing Scheme for Data Center Networks - 2018ABSTRACT:Knowledge center networks (DCNs) connect lots and thousands of computers and, as a results of the exponential growth in their number
PROJECT TITLE :Double Error Cellular Automata-Based Error Correction with Skip-mode Compact Syndrome Coding for Resilient PUF Design - 2018ABSTRACT:Physical Unclonable Functions (PUFs) gift an enticing security primitive thanks
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.
PROJECT TITLE :A Compact memristor-CMOS hybrid Look-up-table Design and Potential Application in FPGA - 2017ABSTRACT:Thanks to the traditional look-up-table (LUT) using the static random access memory (SRAM) cell, field programmable

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry