PROJECT TITLE :
Enhancing Hysteresis in Graphene Devices Using Dielectric Screening
A method of increasing hysteresis in graphene devices with a dielectric coating is presented. By controlling the sweep direction of the gate bias, “high-conductance” and “low-conductance” states will be made by transitioning the device between dielectric screened and unscreened states, that is a fundamentally new approach to manufacturing hysteresis. Moderate carrier densities ($sim !hbox4 times hbox10^12 hboxcm^-2$) lead to field-driven injection of charge from the graphene channel into the underlying $hboxSiO_2$ substrate, modifying the scattering charged-impurity layout seen by the graphene, ultimately disrupting the steady-state screening method. A stable space-temperature conductance gap of nearly one order of magnitude is demonstrated.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here