PROJECT TITLE :

A New Recess Method for SA-STI nand Flash Memory

ABSTRACT:

In this letter, we propose a new shallow trench isolation (STI) recess effect on the self-aligned STI of nand Flash memory devices. In the current nand Flash cell design, increasing the recess depth of STI recess yields a higher gate coupling ratio and lower floating-gate (FG) interference to achieve better immunity to process fluctuation. However, the current design is limited by significantly slower Fowler–Nordheim (FN) erase speed and degraded channel characteristics. Slow erase speed is caused by the accumulation of holes around channel edges, while the degraded channel is owing to FN cycling stress-induced interface damage. The proposed STI recess structure maintains a proper distance between the channel edge and the control gate, as well as blocks the FG interference without increasing cell-to-cell spacing.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Performance Analysis of a New Calibration Method for Fiber Nonlinearity Compensation - 2018ABSTRACT:Digital signal processing for fiber nonlinearity compensation could be a key enabler for the ever-increasing demand
PROJECT TITLE :New Bound on Partial Hamming Correlation of Low-Hit-Zone Frequency Hopping Sequences and Optimal Constructions - 2018ABSTRACT:During this letter, a brand new bound on partial Hamming correlation (PHC) of low-hit-zone
PROJECT TITLE :New Automatic Modulation Classifier Using Cyclic-Spectrum Graphs With Optimal Training Features - 2018ABSTRACT:A new feature-extraction paradigm for graph-based automatic modulation classification is proposed in
PROJECT TITLE :A New Construction of EVENODD Codes With Lower Computational Complexity - 2018ABSTRACT:EVENODD codes are binary array codes for correcting double disk failures in RAID-half-dozen with asymptotically optimal encoding
PROJECT TITLE :Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates - 2018ABSTRACT:In this paper, novel circuits for XOR/XNOR and simultaneous XOR-XNOR functions are proposed. The proposed circuits are highly optimized

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry