Sell Your Projects | My Account | Careers | This email address is being protected from spambots. You need JavaScript enabled to view it. | Call: +91 9573777164

Experimental Demonstration of the High-Performance Floating-Body/Gate DRAM Cell for Embedded Memories

1 1 1 1 1 Rating 4.80 (83 Votes)

PROJECT TITLE :

Experimental Demonstration of the High-Performance Floating-Body/Gate DRAM Cell for Embedded Memories

ABSTRACT:

A capacitorless DRAM cell, floating-body/gate cell (FBGC), is experimentally presented with planar partially depleted SOI CMOS technology. The specially designed gate/drain underlap and gate/source overlap of the first transistor enable long worst case retention time as well as the fast write speed. The operation power dissipation is dramatically reduced while maintaining high sense margin. In addition, FBGC demonstrates excellent endurance performance and nondestructive read operation.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


Experimental Demonstration of the High-Performance Floating-Body/Gate DRAM Cell for Embedded Memories - 4.8 out of 5 based on 83 votes

Project EnquiryLatest Ready Available Academic Live Projects in affordable prices

Included complete project review wise documentation with project explanation videos and Much More...