PROJECT TITLE :

Experimental Demonstration of the High-Performance Floating-Body/Gate DRAM Cell for Embedded Memories

ABSTRACT:

A capacitorless DRAM cell, floating-body/gate cell (FBGC), is experimentally presented with planar partially depleted SOI CMOS technology. The specially designed gate/drain underlap and gate/source overlap of the first transistor enable long worst case retention time as well as the fast write speed. The operation power dissipation is dramatically reduced while maintaining high sense margin. In addition, FBGC demonstrates excellent endurance performance and nondestructive read operation.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :High Dynamics Control for MMC Based on Exact Discrete-Time Model with Experimental Validation - 2017ABSTRACT:Because of the complexity of the system, the management of the modular multilevel converter (MMC) constitutes
PROJECT TITLE :Arm Balancing Control and Experimental Validation of a Grid Connected MMC with Pulsed DC load - 2017ABSTRACT:This paper focuses on the operation of a grid-connected modular multilevel converter (MMC) supplying a
PROJECT TITLE :Hybrid Modulation Based Bidirectional Electrolytic Capacitor-less Three-phase Inverter for Fuel Cell Vehicles: Analysis, Design, and Experimental Results - 2017ABSTRACT:This paper presents a novel six-pulse low-frequency
PROJECT TITLE :Arm Balancing Control and Experimental Validation of a Grid Connected MMC with Pulsed DC load - 2017ABSTRACT:This paper focuses on the operation of a grid-connected modular multilevel converter (MMC) supplying a
PROJECT TITLE :Hybrid Modulation Based Bidirectional Electrolytic Capacitor-less Three-phase Inverter for Fuel Cell Vehicles: Analysis, Design, and Experimental Results - 2017ABSTRACT:This paper presents a unique six-pulse low-frequency

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry