PROJECT TITLE :
A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With $4times$ Oversampling
In this transient, a delay-locked loop (DLL)-based mostly burst-mode clock and data recovery (BMCDR) circuit using a $4times$ oversampling technique is realized for passive optical network. With the assistance of DLL to trace the input part, the proposed circuit will recover the burst-mode information in a very short acquisition time and achieve large jitter tolerance. In addition, a a pair of.five-GHz four-phase clock generator is embedded in the chip. Implemented with a zero.eighteen- $murm m$ CMOS technology, experiment shows that the acquisition time can be accomplished within the time of thirty one bits. Incoming 2.5-Gb/s input data of $2^31-1$ pseudorandom binary sequence, the retimed knowledge has a root-mean-square jitter of eight.557 ps and a peak-to-peak jitter of 32.0 ps, and also the measured bit error rate is but $ten^-10$ . The space of the whole chip is one.4 $,times,$ 1.four $rm mm^2$ , where the BMCDR circuit core occupies 0.eighty one $,times,$ 0.325 $rm mm^2$ . The whole power consumption is 130 mW from a one.8 V offer voltage.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here