A Low-Cost Configurable ISO/IEC/IEEE 21451-7-Compatible Sensor Tag


Recent applications show a great potential of sensor tags in that a radio frequency identification (RFID) tag and one or more sensors are combined into a single unit. In this paper, a configurable low-cost sensor tag conforming to each ISO/IEC 18000-sixty three:2013 protocol and ISO/IEC/IEEE 21451-7 sensor-tag interface normal is proposed. The sensor tag consists of a commercial tag front finish and a newly developed baseband. The baseband is implemented using zero.thirteen- $mu $ m CMOS technology and the functionality is verified on an field-programmable gate array platform. A mixture of a finite state machine, microcontroller, and firmware is adopted in the baseband design in order to lower the cost and at the same time to attain high flexibility. The power consumption of the sensor tag baseband is $18~mu $ W at one.twenty eight-MHz clock frequency and 1.two V power offer. The area of a sensor tag baseband increases $sim 20$ % comparing with a RFID tag while not sensor supports.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :VLSI design of low-cost and high-precision fixed-point reconfigurable FFT processors - 2018ABSTRACT:Quick Fourier transform (FFT) plays an vital role in digital signal processing systems. In this study, the authors
PROJECT TITLE : Low-Cost Localization for Multihop Heterogeneous Wireless Sensor Networks - 2016 ABSTRACT: In this paper, we tend to propose a completely unique low-cost localization algorithm tailored for multihop heterogeneous
PROJECT TITLE : Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches - 2016 ABSTRACT: The traditional error correcting code (ECC) schemes for caches are primarily based on a fastened mapping
PROJECT TITLE : Low-Cost and High-Reduction Approaches for Power Droop During Launch-On-Shift Scan-Based Logic BIST - 2016 ABSTRACT: Throughout at-speed check of high performance sequential ICs using scan-based mostly Logic
PROJECT TITLE : Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames - 2016 ABSTRACT: Radiation-induced multiple bit upsets (MBUs) are a serious reliability concern in nanoscale technology nodes. Occurrence

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry