PROJECT TITLE :
A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS
During this transient, we tend to present a unique architecture for pseudorandom (PN) code acquisition based on statistical error compensation (SEC), which achieves important power savings. SEC treats errors in hardware as noise in communication networks, and employs strong estimation theory to make amends for errors. We have a tendency to apply SEC to a 256-tap PN code acquisition filter in an exceedingly one hundred eighty- nm CMOS method. Multiple (five) dies were tested underneath voltage overscaling to attain a close to constant detection probability $(P_rm det)$ higher than 90p.c. The minimum energy consumption ranged from 72.eighty nine to 210.fifty nine pJ (ave twelvea pair of.fifty two pJ) for supply voltages between zero.sixty nine and zero.seventy V. These operating conditions lead to raw error rates of 85.eighty threep.c–91.twenty threepercent (ave 88.ninety nine%). Energy savings over a typical error-free style ranges from $a pair of.4times$ to $five.eighttimes$ (ave $3.eighty sixtimes$ ). Energy savings over past work ranges from $1.55times$ to $three.79times$ (ave $a pair of.52times$ ). Improvement in error-tolerance over existing error-tolerant designs vary from $2146times$ to $2281times$ (ave $2225times$ ). The large energy savings were found to be because of a combination of voltage scaling and activity factor reduction. The proposed design achieves a
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here