Integer Parameter Synthesis for Real-Time Systems


We tend to offer a subclass of parametric timed automata (PTA) that we can really and efficiently analyze, and we tend to argue that it retains most of the practical usefulness of PTA for the modeling of real-time systems. The currently most helpful known subclass of PTA, L/U automata, encompasses a strong syntactical restriction for practical purposes, and we tend to show that the associated theoretical results are mixed. We have a tendency to therefore advocate for a different restriction theme: since in classical timed automata, real-valued clocks are forever compared to integers for all sensible functions, we additionally hunt for parameter values as bounded integers. We have a tendency to show that the problem of the existence of parameter values such that some TCTL property is satisfied is PSPACE-complete. In such a setting, we have a tendency to will after all synthesize all the values of parameters and we have a tendency to provide symbolic algorithms, for reachability and unavoidability properties, to try and do it efficiently, i.e., while not an explicit enumeration. This conjointly has the sensible advantage of giving the result as symbolic constraints between the parameters. We tend to finally report on a few experimental results to illustrate the practical usefulness of our approach.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption - 2018ABSTRACT:Giant integer multiplication has been widely employed in fully homomorphic encryption (FHE). Implementing possible
PROJECT TITLE :High Performance Integer DCT Architectures For HEVC - 2017ABSTRACT:This paper proposes an efficient VLSI design for integer discrete cosine remodel (integer DCT) that is utilized in real time high potency video
PROJECT TITLE :A Bit plane Decomposition Matrix Based VLSI Integer Transform Architecture for HEVC - 2017ABSTRACT:In this brief, a new very-giant-scale integrated (VLSI) integer remodel architecture is proposed for the High Potency
PROJECT TITLE : Efficient Implementation of Scan Register Insertion on Integer Arithmetic Cores for FPGAs - 2016 ABSTRACT: Scan flip -- flop insertion for aiding design for testability invitations additional hardware overhead,
PROJECT TITLE: Efficient Integer DCT Architectures for HEVC - 2014 ABSTRACT: In this project, we present area- and power-efficient architectures for the implementation of integer discrete cosine transform (DCT) of different lengths

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry