Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication


Brain-impressed circuits can provide an alternate solution to implement computing architectures profiting from fault tolerance and generalization ability of logic gates. During this brief, we tend to advance over the memristive threshold circuit configuration consisting of memristive averaging circuit in combination with operational amplifier and/or CMOS inverters in application to realizing complicated computing circuits. The developed memristive threshold logic gates are used for planning fast Fourier rework and multiplication circuits useful for trendy microprocessors. Overall, the proposed threshold logic outperforms previous memristive-CMOS logic cells on each side, however, they indicate a lower chip space, lower total harmonic distortion, and controllable leakage power, however a better power dissipation with respect to CMOS logic.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :A Novel Five-input Multiple-function QCA Threshold Gate - 2018ABSTRACT:QCA (Quantum-dot Cellular Automata) could be a promising new technology with low power consumption and high speed that allows the design of
PROJECT TITLE :Low-Power Addition with Borrow-Save Adders under Threshold Voltage Variability - 2018ABSTRACT:It is well-known that reduced logic depth permits for operation at low voltages, therefore reducing power dissipation.
PROJECT TITLE :Analysis and Design of the Classical CMOS Schmitt Trigger in Sub threshold Operation - 2017ABSTRACT:In this paper, the classical CMOS Schmitt trigger (ST) operating within the subthreshold regime is analyzed. The
PROJECT TITLE :A Single-ended with Dynamic Feedback Control 8T Sub threshold SRAM Cell - 2017ABSTRACT:A unique 8-transistor (8T) static random access memory cell with improved knowledge stability in subthreshold operation is designed.
PROJECT TITLE :Delay Analysis for Current Mode Threshold Logic Gate Designs - 2017ABSTRACT:Current mode may be a in style CMOS-based implementation of threshold logic functions, where the gate delay depends on the sensor size.

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry