ABSTRACT:

This paper presents a flow that is suitable to estimate energy dissipation of digital standard-cell based designs which are determined to operate in the subthreshold regime. The flow is applicable on gate-level netlists, where back-annotated toggle information is used to find the minimum energy operation point, corresponding maximum clock frequency, as well as the dissipated energy per clock cycle. The application of the model is demonstrated by exploring the energy efficiency of pipelining, retiming, and register balancing. Simulation results, which are obtained during a fraction of SPICE simulation time, are validated by measurements on a wavelet-based cardiac event detector that was fabricated in 65-nm low-leakage high-threshold technology. The mean of the absolute modeling error is calculated as 5.2%, with a standard deviation of 6.6% over the measurement points. The cardiac event detector dissipates 0.88 pJ/sample at a supply voltage of 320 mV.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :High-Level Programming Abstractions for Distributed Graph Processing - 2018ABSTRACT:Efficient processing of large-scale graphs in distributed environments has been an increasingly fashionable topic of research lately.
PROJECT TITLE: Obfuscating DSP Circuits via High-Level Transformations - 2015 ABSTRACT: This project presents a completely unique approach to design obfuscated circuits for digital signal processing (DSP) applications using high-level
PROJECT TITLE: Obfuscating DSP Circuits via High-Level Transformations - 2015 ABSTRACT: This project presents a completely unique approach to design obfuscated circuits for digital signal processing (DSP) applications using high-level
PROJECT TITLE :Simulation, Analysis, and Verification of Substrate Currents for Layout Optimization of Smart Power ICsABSTRACT:Today circuit failures in Smart Power ICs because of substrate couplings are partially addressed during
PROJECT TITLE :Modelling, simulation, and verification for detailed short-circuit analysis of a 1 × 25 kV railway traction systemABSTRACT:This study presents a modelling and simulation method for the analysis of short-circuits

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry