Memory Dynamics and Transmission Performance of Bundle Protocol (BP) in Deep-Space Communications


Delay/disruption tolerant networking (DTN) was proposed as an finish-to-finish networking design providing file delivery service in and/or through stressed communication environments. Bundle protocol (BP) of DTN utilizes the well-known store-and-forward mechanism along with custody transfer possibility for which a node agrees to hold a file in memory (disk storage in this paper) until its successful reception is acknowledged by the next node. The variation in memory occupancy constrains the quantity of memory that is on the market for other DTN functions. Characterizing the memory dynamics of BP during file transfer is crucial. In this paper, we gift a study of memory variation dynamics and transmission performance within the operation of BP for file transmissions over a typical relay-primarily based deep-space communication system characterized by multiple information source nodes, an extraordinarily long signal propagation delay, and lossy data links with each symmetric and asymmetric channel rates. Analytical models are designed to estimate the memory variation dynamics and the whole file delivery time (and goodput) characterizing BP transmission in deep space. The models are validated by running file transfer experiments using a testbed.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Memory Vectors for Similarity Search in High-Dimensional Spaces - 2018ABSTRACT:We tend to study an indexing design to store and search in a very database of high-dimensional vectors from the perspective of statistical
PROJECT TITLE :Flexible Architecture of Memory BISTs - 2018ABSTRACT:This paper will gift a versatile Memory Built-in Self-Take a look at (MBIST) designed to be simply adaptable to specific memory configurations and user needs.
PROJECT TITLE :Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications - 2018ABSTRACT:In this brief, based on upset physical mechanism along with cheap transistor size, a sturdy 10T memory
PROJECT TITLE :12T Memory Cell for Aerospace Applications in Nano scale CMOS Technology - 2017ABSTRACT:In this paper, a novel radiation-hardened-by-design (RHBD) 12T memory cell is proposed to tolerate single node upset and multiple-node
PROJECT TITLE :A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator - 2017ABSTRACT:This paper presents a two.5D integrated microprocessor die, memory die, and accelerator die with two.5D silicon

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry