ABSTRACT:

The implementation of a fast dynamic control scheme for capacitor-supported interline dynamic voltage restorer (DVR) is presented in this paper. The power stage of the DVR consists of three inverters sharing the same dc link via a capacitor bank. Each inverter has an individual inner control loop for generating the gate signals for the switches. The inner loop is formed by a boundary controller with second-order switching surface, which can make the load voltage ideally revert to the steady state in two switching actions after supply voltage sags, and also gives output of low harmonic distortion. The load-voltage phase reference is common to all three inner loops and is generated by an outer control loop for regulating the dc-link capacitor voltage. Such structure can make the unsagged phase(s) and the dc-link capacitor to restore the sagged phase(s). Based on the steady-state and small-signal characteristics of the control loops, a set of design procedures will be provided. A 1.5-kVA, 220-V, 50-Hz prototype has been built and tested. The dynamic behaviors of the prototype under different sagged and swelled conditions and depths will be investigated. The quality of the load voltage under unbalanced and distorted phase voltages, and nonlinear inductive loads will be studied.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE : Small Low-Contrast Target Detection Data-Driven Spatiotemporal Feature Fusion and Implementation ABSTRACT: An essential and difficult task in the airspace is the detection of low-contrast targets that are relatively
PROJECT TITLE : A Learning-based Data Placement Framework for Low Latency in Data Center Networks ABSTRACT: The provision of data services with a low latency is becoming an increasingly important challenge for data center applications.
PROJECT TITLE : An Ultra-Scalable Blockchain Platform for Universal Asset Tokenization Design and Implementation ABSTRACT: In this article, we provide an explanation of the Alphabill family of technologies, which addresses
PROJECT TITLE : Optimal Power Flow for ACDC GridsFormulation, Convex Relaxation, Linear Approximation and Implementation ABSTRACT: Today's transmission systems would be incomplete without HVDC. Accurate models of HVDC converter
PROJECT TITLE : Design and Implementation of a Variable Synthetic Inertia Controller for Wind Turbine Generators ABSTRACT: The rising use of Renewable Energy Sources (RES) and converter-connected power generation is reducing

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry